





EFFICIENCY







EFFICIENCY










EFFICIENCY











EFFICIENCY








ASICs


Challenges:

Each collision produces O(10³) particles
The detectors have O(10³) sensors
Extreme data rates of O(100 TB/s)



Challenges:

Each collision produces O(10³) particles
The detectors have O(10³) sensors
Extreme data rates of O(100 TB/s)





Challenges:

Each collision produces O(10³) particles
The detectors have O(10³) sensors
Extreme data rates of O(100 TB/s)

datasets

HL-LHC EVENT PROCESSING





Single/double/triple muons/electrons

Trigger	Threshold [GeV] 6
1 µ	22
2 μ	15, 7
3 μ	5, 3, 3
1 e	36
2 e	25, 12


- Single/double/triple muons/electrons
- Photons

Trigger	Threshold [GeV] 6
1 μ	22
2 μ	15, 7
3 μ	5, 3, 3
1 e	36
2 e	25, 12
1 y	36
2 y	22, 12

- Single/double/triple muons/electrons
- Photons
- Taus


Trigger	Threshold [GeV] 6
1 μ	22
2 μ	15, 7
3 μ	5, 3, 3
1 e	36
2 e	25, 12
1 y	36
2γ	22, 12
1 т	150
2 т	90, 90

- Single/double/triple muons/electrons
- Photons
- Taus
- Hadronic




Trigger	Threshold [GeV] 6
1 μ	22
2 μ	15, 7
3 μ	5, 3, 3
1 e	36
2 e	25, 12
1 y	36
2 y	22, 12
1 т	150
2 т	90, 90
1 jet	180
2 jet	112, 112
H _T	450
4 jet + H _T	75, 55, 40, 40, 400

- Single/double/triple muons/electrons
- Photons
- Taus
- Hadronic
- Missing transverse energy




Trigger	Threshold [GeV] 6
1 μ	22
2 μ	15, 7
3 μ	5, 3, 3
1 e	36
2 e	25, 12
1 %	36
2γ	22, 12
1 т	150
2 т	90, 90
1 jet	180
2 jet	112, 112
H_{T}	450
4 jet + H _T	75, 55, 40, 40, 400
PT ^{miss}	200

- Single/double/triple muons/electrons
- Photons
- Taus
- Hadronic
- Missing transverse energy
- "Cross" triggers (not shown)





Trigger	Threshold [GeV] 6
1 μ	22
2 μ	15, 7
3 μ	5, 3, 3
1 e	36
2 e	25, 12
1 y	36
2γ	22, 12
1 т	150
2 т	90, 90
1 jet	180
2 jet	112, 112
H_{T}	450
4 jet + H _⊤	75, 55, 40, 40, 400
p _T miss	200

How can we trigger on more complex low-energy hadronic signatures? Long-lived/displaced particles?





- How can we trigger on more complex low-energy hadronic signatures? Long-lived/displaced particles?
- What if we don't know exactly what to look for?







- How can we trigger on more complex low-energy hadronic signatures? Long-lived/displaced particles?
- What if we don't know exactly what to look for?
- What if our signatures require complex multivariate algorithms (e.g. b tagging)?










- How can we trigger on more complex low-energy hadronic signatures? Long-lived/displaced particles?
- What if we don't know exactly what to look for?
- What if our signatures require complex multivariate algorithms (e.g. b tagging)?
- How can we improve on our traditional (often slow) reconstruction algorithms?











ML IN THE TRIGGER


(Variational) autoencoders for anomaly detection



ML IN THE TRIGGER

- (Variational) autoencoders for anomaly detection
- ▶ 1D convolutional neural networks for b-tagging





Latent space $\in \mathbb{R}^3$ Dense $\in \mathbb{R}^{16}$

Dense $\in \mathbb{R}^{32}$

ML IN THE TRIGGER

(Variational) autoencoders for anomaly detection


 (x_i, a_{ij})


Edge

block

 $a'_{ij} = \phi_{R,1}(x_i, x_j, a_{ij})$

- ▶ 1D convolutional neural networks for b-tagging
- Graph neural networks for tracking





Nat. Mach. Intell. 4, 154 (2022)


Event 1 ----

L1 TRIGGER ALGORITHMS

PASS


WHAT MAKES THIS HARD?

 \blacktriangleright Reconstruct all events and reject 98% of them in ~10 μs




WHAT MAKES THIS HARD?

- \blacktriangleright Reconstruct all events and reject 98% of them in ~10 μs
 - \blacktriangleright Algorithms have to be <1 µs and process new events every (25 ns) \times N_{tmux}



WHAT MAKES THIS HARD?

- \triangleright Reconstruct all events and reject 98% of them in ~10 µs
 - Algorithms have to be <1 μ s and process new events every (25 ns) \times N_{tmux}




Initiation interval = 25 ns

Programmable

interconnects

WHAT MAKES THIS HARD?

- \triangleright Reconstruct all events and reject 98% of them in ~10 μs
 - ▶ Algorithms have to be <1 μ s and process new events every (25 ns) \times N_{tmux}
- Latency necessitates all FPGA design
 - ► Algorithms have to fit on <1 FPGA




Initiation interval = 25 ns

Programmable

WHAT MAKES THIS HARD?

- \triangleright Reconstruct all events and reject 98% of them in ~10 μs
 - Algorithms have to be <1 μ s and process new events every (25 ns) \times N_{tmux}
- Latency necessitates all FPGA design
 - ► Algorithms have to fit on <1 FPGA
- How can we satisfy these constraints?




Initiation interval = 25 ns

CODESIGN

Codesign: intrinsic development loop between ML design, training, and implementation

Pruning


Maintain high performance while removing redundant operations



CODESIGN

Codesign: intrinsic development loop between ML design, training, and implementation

- Pruning
 - Maintain high performance while removing redundant operations
- Quantization
 - Reduce precision from 32-bit floating point to 16-bit, 8-bit, ...



CODESIGN

Codesign: intrinsic development loop between ML design, training, and implementation

Pruning


 Maintain high performance while removing redundant operations

Quantization

Reduce precision from 32-bit floating point to 16-bit, 8-bit, ...

Parallelization


Balance parallelization (how fast)
 with resources needed (how costly)







BENCHMARK: JET TAGGING MLP

Small NN benchmark correctly identifies particle "jets" 70-80% of the time








Train with L₁ regularization (down-weights unimportant synapses)


$$L_{\lambda}(w) = L(w) + \lambda \|w\|_{1}$$
 $\|w\|_{1} = \sum_{i} |w_{i}|$



Train with L₁ regularization (down-weights unimportant synapses)


$$L_{\lambda}(w) = L(w) + \lambda \|w\|_{1}$$
 $\|w\|_{1} = \sum_{i} |w_{i}|$

Remove smallest weights




$$L_{\lambda}(w) = L(w) + \lambda \|w\|_{1}$$
 $\|w\|_{1} = \sum_{i} |w_{i}|$

- Remove smallest weights
- Iterate



70% REDUCTION OF WEIGHTS WITH NO LOSS IN PERF.




Train with L₁ regularization (down-weights unimportant synapses)

$$L_{\lambda}(\mathbf{w}) = L(\mathbf{w}) + \lambda \|\mathbf{w}\|_{1}$$
 $\|\mathbf{w}\|_{1} = \sum_{i} |w_{i}|$

70% REDUCTION OF

Remove smallest weights

Iterate



Train with L₁ regularization (down-weights unimportant synapses)


Used in CMS-DP-2022-020 for NN vertex finder

$$L_{\lambda}(\mathbf{w}) = L(\mathbf{w}) + \lambda \|\mathbf{w}\|_{1}$$

$$\|\mathbf{w}\|_1 = \sum_i |w_i|$$

Remove smallest weights

Iterate




KNOWLEDGE DISTILLATION


Can we compress the architecture as well?

KNOWLEDGE DISTILLATION

- Can we compress the architecture as well?
- Knowledge distillation: training a small student network to emulate a larger teacher model or ensemble of networks




Teacher




Student

- Can we compress the architecture as well?
- Knowledge distillation: training a small student network to emulate a larger teacher model or ensemble of networks




- Can we compress the architecture as well?
- Knowledge distillation: training a small student network to emulate a larger teacher model or ensemble of networks




Quantization: using reduced precision for parameters and operations


- Quantization: using reduced precision for parameters and operations
 - Baseline: 32-bit floating-point precision




- Quantization: using reduced precision for parameters and operations
 - Baseline: 32-bit floating-point precision



Fixed-point precision




- Quantization: using reduced precision for parameters and operations
 - Baseline: 32-bit floating-point precision




Fixed-point precision

Affine integer quantization




POST-TRAINING QUANTIZATION



ap_fixed<width,integer>
0101.1011101010


integer fractional width




General strategy: avoid overflows in integer bit


ap_fixed<width,integer>
0101.1011101010

integer fractional width






- General strategy: avoid overflows in integer bit
- Then scan the fractional bit width until reaching optimal performance





Weights



Activations


$$h^{\text{fp32}} = (S_h, h^{i4})^{\text{fp32}}$$

Fake quantization: using 32-bit floating-point under the hood


$$W^{\mathrm{fp32}} = (S_w, W^{i4})^{\mathrm{fp32}}$$
 Weights INT4 Activations

 $h^{\text{fp32}} = (S_h, h^{i4})^{\text{fp32}}$

Fake quantization: using 32-bit floating-point under the hood





Fake quantization: using 32-bit floating-point under the hood




- Fake quantization: using 32-bit floating-point under the hood
- Straight-through estimator: during backpropagation, ignore quantization


operation (treat as identity)








Xilinx VU9P





Xilinx VU9P

Full performance with 6 bits instead of 14 bits





- Full performance with 6 bits instead of 14 bits
- Much smaller fraction of resources






- Full performance with 6 bits instead of 14 bits
- Much smaller fraction of resources
- Area & power scale
 quadratically with bit width








- Quantization-aware pruning (QAP): iterative pruning can further reduce the hardware computational complexity of a quantized model
- After QAP, the 6-bit, 80% pruned model achieves a factor of 50 reduction in BOPs compared to the 32-bit, unpruned model


Study using <u>Brevitas</u>



Bit operations (BOPs) definition: arXiv:1804.10969




Flat Loss Landscape



Floating Point values

4-bit Quantization

- Hessian of loss can provide additional guidance about quantization!
- Flat loss landscape: Lower bit width




Flat Loss Landscape

Floating Point values

4-bit Quantization


- Hessian of loss can provide additional guidance about quantization!
- Flat loss landscape: Lower bit width
- Sharp loss landscape: Higher bit width



Flat Loss Landscape

Floating Point values

4-bit Quantization



Sharp Loss Landscape

Floating Point values

8-bit Quantization



PROGRAMMING HARDWARE (FPGAS)

Say you want to program an "adder" function on an FPGA

```
module adder(
    input wire [4:0] a,
    input wire [4:0] b,
    output wire [4:0] y
    assign y = a + b;
```



endmodule

Register transfer-level (RTL) code is "synthesized" into gates Say you want to program an "adder" function on an FPGA

```
Adder
module adder(
    input wire [4:0] a,
    input wire [4:0] b,
    output wire [4:0] y
    assign y = a + b;
```


endmodule


Register transfer-level (RTL) code is "synthesized" into gates

PROGRAMMING HARDWARE (FPGAS)


Synthesis


What if instead we specify an Al model







High-Level Synthesis






Machine learning model optimization, compression








MANY TOOLS WITH DIFFERENT STRENGTHS

- FINN (NNs): https://finn.readthedocs.io/en/latest/
- Confier (BDTs): https://github.com/thesps/conifer
- fwXMachina (BDTs): http://fwx.pitt.edu/
- FlowGNN: https://github.com/sharc-lab/flowgnn













APPLICATION: MEASURE MUON PT AT 40 MHZ










NN measures muon momentum






- NN measures muon momentum
 - > 3× reduction in the trigger rate for NN!







- NN measures muon momentum
 - > 3× reduction in the trigger rate for NN!
- Fits within L1 trigger latency (240 ns!) and FPGA resource requirements (less then 30%)




EXTENSION: MEASURE MUON DISPLACEMENT




- $\begin{tabular}{ll} Extends idea to measure muon \\ displacement as well as p_T \\ \end{tabular}$
- Stay tuned for Run 3 results




- ▶ Upgraded HL-LHC level-1 track trigger information enables b-tagging with a **neural network** to improve the $HH \rightarrow 4b$ search
 - Input features for 10 particles within each jet: particle type, momentum, and vertex information







▶ Upgraded HL-LHC level-1 track trigger information enables b-tagging with a **neural network** to improve the $HH \rightarrow 4b$ search

Input features for 10 particles within each jet: particle type, momentum, and






IMPLEMENTATION: B-TAGGING @ L1




IMPLEMENTATION: B-TAGGING @ L1


But does it fit and meet timing?



IMPLEMENTATION: B-TAGGING @ L1

- But does it fit and meet timing?
- After *quantization*, can implement NN with 9 bits





fractional

ap_fixed<width,integer>

0101.1011101010

integer

IMPLEMENTATION: B-TAGGING @ L1


But does it fit and meet timing?

Pointwise convolution

(per particle dense layer)

- After *quantization*, can implement NN with 9 bits
- Latency of 60 ns, II of 5 ns per jet, and <12% of FPGA

Dense layer



Nat. Mach. Intell. 4, 154 (2022)


Data challenge: mpp-hep.github.io/ADC2021 31

Challenge: if new physics has an unexpected signature that doesn't align with existing triggers, precious BSM events may be discarded at trigger level


- Challenge: if new physics has an unexpected signature that doesn't align with existing triggers, precious BSM events may be discarded at trigger level
- Can we use unsupervised algorithms to detect non-SM-like anomalies?

Data challenge: mpp-hep.github.io/ADC2021

- Challenge: if new physics has an unexpected signature that doesn't align with existing triggers, precious BSM events may be discarded at trigger level
- Can we use unsupervised algorithms to detect non-SM-like anomalies?
 - Autoencoders (AEs): compress input to a smaller dimensional latent space then decompress and calculate difference




- Challenge: if new physics has an unexpected signature that doesn't align with existing triggers, precious BSM events may be discarded at trigger level
- Can we use unsupervised algorithms to detect non-SM-like anomalies?
 - Autoencoders (AEs): compress input to a smaller dimensional latent space then decompress and calculate difference
 - Variational autoencoders (VAEs): model the latent space as a probability distribution; possible to detect anomalies purely with latent space variables



Data challenge: mpp-hep.github.io/ADC2021


- Challenge: if new physics has an unexpected signature that doesn't align with existing triggers, precious BSM events may be discarded at trigger level
- Can we use unsupervised algorithms to detect non-SM-like anomalies?
 - Autoencoders (AEs): compress input to a smaller dimensional latent space then decompress and calculate difference
 - Variational autoencoders (VAEs): model the latent space as a probability distribution; possible to detect anomalies purely with latent space variables




Key observation: Can build an anomaly score from the latent space of VAE directly! No need to run decoder!

$$R_z = \sum_i \frac{\mu_i^2}{\sigma_i^2}$$

Data challenge: mpp-hep.github.io/ADC2021 32





CNNs as the basis for (V)AEs for anomaly detection




FPGA IMPLEMENTATION


- CNNs as the basis for (V)AEs for anomaly detection
- Good anomaly detection performance for unseen signals (LQ \rightarrow b τ , A \rightarrow 4l, $\mathbf{h}^{\pm} \rightarrow \tau \mathbf{v}$, $\mathbf{h}^0 \rightarrow \tau \tau$)





- CNNs as the basis for (V)AEs for anomaly detection
- Good anomaly detection performance for unseen signals $(LQ \rightarrow b\tau, A \rightarrow 4l, h^{\pm} \rightarrow \tau v, h^0 \rightarrow \tau \tau)$
- ▶ VAE fits in latency and resource requirements for HL-LHC!





Model	DSP [%]	LUT [%]	FF [%]		Latency [ns]	ll [ns]	AUC [%]	TPR @ FPR=10 ⁻⁵
CNN VAE R _z	10	12	4	2	365	115	86	0.06%

Sioni 11:11 AM

at P5

[ns]

365

[ns]

115

86

TPR@

FPR=10⁻⁵

0.06%

Stay tuned

for Run 3...


- CNNs as the basis for (V)AEs for anomaly detection
- Good anomaly detection performance for unseen signals (LQ \rightarrow b τ , A \rightarrow 4l, $h^{\pm} \rightarrow \tau v$, $h^{0} \rightarrow \tau \tau$)
- ▶ VAE fits in latency and resource requirements for HL-LHC!


10

 R_z


12

4






2




Traditional tracking algorithms scale quadratically with the number of hits




APPLICATION: GRAPH NEURAL NETWORK TRACKING IN FPGAS

- Traditional tracking algorithms scale quadratically with the number of hits
- New algorithms (based on graph neural networks) may be able to do better




APPLICATION: GRAPH NEURAL NETWORK TRACKING IN FPGAS


- Traditional tracking algorithms scale quadratically with the number of hits
- New algorithms (based on graph neural networks) may be able to do better
- Proof of concept study: use GNN to classify good track segments (edges)




APPLICATION: GRAPH NEURAL NETWORK TRACKING IN FPGAS


- Traditional tracking algorithms scale quadratically with the number of hits
- New algorithms (based on graph neural networks) may be able to do better
- Proof of concept study: use GNN to classify good track segments (edges)
 - Can this fit on an FPGA?










Build realistic (segmented) graphs for L1 trigger applications







- Build realistic (segmented) graphs for L1 trigger applications
- ≥ ≤8-bit quantized GNN can achieve good edge classification performance







▶ Small graphs (~30 nodes, ~60 edges) easily fit on 1 FPGA






- Small graphs (~30 nodes, ~60 edges) easily fit on 1 FPGA
- Within L1T latency (300 ns) and II (50 ns) requirements







Similar algorithms for $\tau \rightarrow 3\mu$ @ LHC and tracking in sPHENIX




- > Small graphs (~30 nodes, ~60 edges) easily fit on 1 FPGA
- Within L1T latency (300 ns) and II (50 ns) requirements




Nuclear physics





- Nuclear physics
- Accelerator control






- Nuclear physics
- Accelerator control
- Neutrino physics









- Nuclear physics
- Accelerator control
- Neutrino physics
- Multi-messenger astronomy














- Nuclear physics
- Accelerator control
- Neutrino physics
- Multi-messenger astronomy
- Electron & X-ray microscopy















- Nuclear physics
- Accelerator control
- Neutrino physics
- Multi-messenger astronomy
- Electron & X-ray microscopy
- Neuroscience


















ML allows us to better reconstruct our data and save potentially overlooked data

- ML allows us to better reconstruct our data and save potentially overlooked data
- Codesign principles can enable ML on hardware with stringent constraints

SUMMARY & OUTLOOK

- ML allows us to better reconstruct our data and save potentially overlooked data
- Codesign principles can enable ML on hardware with stringent constraints
- Community (<u>fastmachinelearning.org</u>, e-group <u>hls-fml@cern.ch</u>) and Institute (<u>a3d3.ai</u>) developing open-source tools and techniques to enable this
 - hls4ml: expanding open-source toolkit for translating ML into hardware aimed at trigger applications and more...






SUMMARY & OUTLOOK


- ML allows us to better reconstruct our data and save potentially overlooked data
- Codesign principles can enable ML on hardware with stringent constraints
- Community (<u>fastmachinelearning.org</u>, e-group <u>hls-fml@cern.ch</u>) and Institute (<u>a3d3.ai</u>) developing open-source tools and techniques to enable this
 - hls4ml: expanding open-source toolkit for translating ML into hardware aimed at trigger applications and more...
- Applications range from momentum regression, to b-tagging, tracking, and more!
 - Enhance future particle physics program








Unstructured Pruning



Unstructured pruning: removing some connections regardless of placement

Unstructured Pruning



STRUCTURED VS UNSTRUCTURED PRUNING

- Unstructured pruning: removing some connections regardless of placement
- Structured pruning: removing all input/output connections of particular nodes

Unstructured Pruning Structured Pruning

FAST ML FOR SCIENCE WORKSHOP 2022

Excellent overview talks for reference

Why Fast ML





Machine learning has hugely impacted analysis at the LHC: cornerstone of our work now

The challenge of the HL-LHC **requires** us to revise the entire data-flow pipeline

Triggering: custom FPGA boards

M. Swiatlowski (TRIUMF)




Hugely increased complexity of events: machine learning can help address every aspect!


October 3, 2022














COMMON GOALS

Tools


Accessible workflows like HLS to make hardware more accessible domain scientists

ML techniques

 Efficient training and implementation methods codesigned for specific hardware


Hardware

Evolving compute platforms, e.g. power-law growth in FPGA logic




LHC REAL-TIME SYSTEM: LEVEL-1 TRIGGER

- Reconstruct all events and reject 98% of them in ~12.5 μs
 - Individual algorithms usually have to be $< 1 \mu s$ and keep up with new events every 25 ns
- Latency necessitates all FPGA design (many algorithms running on 729 FPGAs!)
 - Individual algorithms usually have to fit on < 1 FPGA




LHC REAL-TIME SYSTEM: LEVEL-1 TRIGGER


- \blacktriangleright Reconstruct all events and reject 98% of them in ~12.5 µs
 - Individual algorithms usually have to be $< 1 \mu s$ and keep up with new events every 25 ns
- Latency necessitates all FPGA design (many algorithms running on 729 FPGAs!)
 - Individual algorithms usually have to fit on < 1 FPGA





LHC REAL-TIME SYSTEM: LEVEL-1 TRIGGER

- \blacktriangleright Reconstruct all events and reject 98% of them in ~12.5 µs
 - Individual algorithms usually have to be $< 1 \mu s$ and keep up with new events every 25 ns
- Latency necessitates all FPGA design (many algorithms running on 729 FPGAs!)
 - Individual algorithms usually have to fit on < 1 FPGA












NEURAL NETWORK OPERATIONS



Maps nicely onto FPGA resources: high I/O, DSPs, LUTs, etc.



Operations can be implemented with core operations (gates)



Operations can be implemented with core operations (gates)

LUT							
A 0	В	Output					
0	0	0					
0	1	0					
1	0	0					
1	1	1					
LUT							
		UT					
A	В	Output					
A 0	B 0	Output 1					
		_					
0	0	1					


A	В	Output			
0	0	0			
0	1	1			
1	0	1			
1	1	1			
LUT					
	L	<u> </u>			
A	В	Output			
A 0	B 0	Output 1			
0	0	1			

LUT


LUI							
A	В	Output					
0	0	0					
0	1	1					
1	0	1					
1	1	0					
LUT							
	L	.UT					
A	В	Output					
A 0	В 0	Output 1					
0	0	1					


Gates are like look-up tables (LUTs)

Operations can be implemented with core operations (gates)



LUT						
A	В	Output				
0	0	0				
0	1	1				
1	0	1				
1	1	1				
	L	LUT				
A	В	Output				
0	0	1				
0	1	0				
1	0	0				
1	1	0				







- Gates are like look-up tables (LUTs)
- If we can (re-)program arbitrary LUTs and (re-)connect them however we want, we can (re-)implement whatever algorithm we want!


Pros:

- Reprogrammable interconnects between embedded components that perform multiplication (DSPs), apply logical functions (LUTs), or store memory (BRAM)
- High throughput I/O: O(100)
 optical transceivers running at O(15) Gbps
- Massively parallel
- Low power
- Cons:
 - Requires domain knowledge to program (using VHDL/Verilog)






Decreasing reuse factor, increases parallelization and decreases latency



Decreasing reuse factor, increases parallelization and decreases latency



Algorithm comfortably fits in latency requirements (<1 μs)

APPLICATIONS OF FAST ML

ULTRA-LOW LATENCY RECURRENT NEURAL NETWORK INFERENCE ON FPGAS FOR PHYSICS APPLICATIONS WITH

inst

Published by IOP Publishing for Sissa Medialab

RECEIVED: May 10, 2018 ACCEPTED: July 17, 2018 Published: *July* 27, 2018

Fast inference of deep neural networks in FPGAs for particle physics

J. Duarte, S. Han, P. Harris, S. Jindariani, E. Kreinar, B. Kreis, J. Ngadiuba, M. Pierini, d R. Rivera, a N. Tran a,1 and Z. Wu e



machine intelligence



Autoencoders on field-programmable gate arrays for real-time, unsupervised new physics detection at 40 MHz at the Large Hadron Collider

Ekaterina Govorkova ¹², Ema Puljak ¹², Thea Aarrestad ¹², Thomas James ¹, Vladimir Loncar ¹², Maurizio Pierini 1, Adrian Alan Pol 1, Nicolò Ghielmetti 1, Maksymilian Graczyk 1, Sioni Summers 1, Jennifer Ngadiuba 65,6, Thong Q. Nguyen6, Javier Duarte 57 and Zhenbin Wu8



Compressing deep neural networks on FPGAs to binary and ternary precision with hls4ml

Jennifer Ngadiuba¹, Vladimir Loncar¹, Maurizio Pierini¹, Sioni Summers¹, Giuseppe Di Guglielmo², Javier Duarte³, Philip Harris⁴, Dylan Rankin⁴, Sergo Jindariani⁵, Mia Liu⁵, Kevin Pedro⁵, Nhan Tran⁵, Edward Kreinar⁶, Sheila Sagear⁷, Zhenbin Wu⁸ and Duc Hoang⁹

A Reconfigurable Neural Network ASIC for Detector Front-End Data Compression at the HL-LHC

Giuseppe Di Guglielmo[®], Farah Fahim[®], Member, IEEE, Christian Herwig[®], Manuel Blanco Valentin, Javier Duarte[®], Cristian Gingu, Member, IEEE, Philip Harris, James Hirschauer[®], Martin Kwok, Vladimir Loncar, Yingyi Luo, Llovizna Miranda, Jennifer Ngadiuba, Daniel Noonan, Seda Ogrenci-Memik, Maurizio Pierini, Sioni Summers, and Nhan Tran



202

Mar

published: 12 January 2021 doi: 10.3389/fdata.2020.598927



Distance-Weighted Graph Neural Networks on FPGAs for Real-Time Particle Reconstruction in High Energy Physics

hls4ml: An Open-Source Codesign Workflow to Empower **Scientific Low-Power Machine Learning Devices**

Luca P. Carloni

Giuseppe Di Guglielmo

Columbia University

New York, NY, USA

Farah Fahim* Benjamin Hawks Christian Herwig James Hirschauer Sergo Jindariani Nhan Tran* Fermilab Batavia, IL, USA Manuel Blanco Valentin

Josiah Hester

Yingyi Luo

John Mamish

Seda Orgrenci-Memik

Northwestern University

Evanston, IL, USA

Scott Hauck

Shih-Chieh Hsu

Seattle, WA, USA

Thea Aarrestad Hamza Javed

Vladimir Loncar Maurizio Pierini Adrian Alan Pol Sioni Summers **European Organization for Nuclear** Research (CERN) Geneva, Switzerland

Jennifer Ngadiuba

Caltech

Pasadena, CA, USA

University of Washington

Duc Hoang **Edward Kreinar** Rhodes College HawkEye360 Memphis, TN, USA Herndon, VA, USA

Javier Duarte UC San Diego La Jolla, CA, USA

jduarte@ucsd.edu

Philip Harris

Jeffrey Krupa

Dylan Rankin

Cambridge, MA, USA

Mia Liu Purdue University West Lafayette, IN, USA

Zhenbin Wu University of Illinois at Chicago

Chicago, IL, USA

ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning

Davide Giri, Kuan-Lin Chiu, Giuseppe Di Guglielmo, Paolo Mantovani and Luca P. Carloni Department of Computer Science · Columbia University, New York [davide_giri, chiu, giuseppe, paolo, luca]@cs.columbia.edu

Too many results to cover!

inst

Published by IOP Publishing for Sissa Medialab

RECEIVED: February 20, 2020 ACCEPTED: April 7, 2020 Published: May 29, 2020

Fast inference of Boosted Decision Trees in FPGAs for particle physics

S. Summers, a,1 G. Di Guglielmo, J. Duarte, P. Harris, D. Hoang, S. Jindariani, E. Kreinar, V. Loncar, A. J. Ngadiuba, M. Pierini, D. Rankin, N. Tran and Z. Wu

machine intelligence

ARTICLES

Check for updates

Automatic heterogeneous quantization of deep neural networks for low-latency inference on the edge for particle detectors

Claudionor N. Coelho Jr¹, Aki Kuusela², Shan Li², Hao Zhuang², Jennifer Ngadiuba³, Thea Klaeboe Aarrestad ^{⊙4 ⊠}, Vladimir Loncar^{4,5}, Maurizio Pierini⁴, Adrian Alan Pol ^{⊙4} and Sioni Summers⁴

CERN European Organization for Nuclear Research Organisation européenne pour la recherche nucléaire

The Phase-2 Upgrade of the CMS Level-1 Trigger **Technical Design Report**




ORIGINAL RESEARCH





Graph Neural Networks for Charged Particle Tracking on FPGAs


Abdelrahman Elabd¹, Vesal Razavimaleki², Shi-Yu Huang³, Javier Duarte^{2*}, Markus Atkinson⁴, Gage DeZoort⁵, Peter Elmer⁵, Scott Hauck⁶, Jin-Xuan Hu³, Shih-Chieh Hsu^{6,7}, Bo-Cheng Lai³, Mark Neubauer^{4*}, Isobel Ojalvo⁵, Savannah Thais⁵ and



$1 \, \text{clock cycle} = 5 \, \text{ns}$







Modified design can scale to much larger graphs (~1400 nodes, ~2800 edges), for longer latency (6 μ s) and II (2 μ s)

- 1. Define generic ML benchmarks for bespoke domain problems that attract interest from a broad community of system and ML experts
- 2. Design benchmarks to satisfy challenging scientific requirements that overlap with a number of systems

- 1. Define generic ML benchmarks for bespoke domain problems that attract interest from a broad community of system and ML experts
- 2. Design benchmarks to satisfy challenging scientific requirements that overlap with a number of systems

FASTML SCIENCE BENCHMARKS: ACCELERATING REAL-TIME SCIENTIFIC EDGE MACHINE LEARNING


Javier Duarte * 1 Nhan Tran * 2 Ben Hawks 2 Christian Herwig 2 Jules Muhizi³ Shvetank Prakash³ Vijay Janapa Reddi³

1. Define generic ML benchmarks for bespoke domain problems that attract interest from a broad community of system and ML experts

FASTML SCIENCE BENCHMARKS: ACCELERATING REAL-TIME SCIENTIFIC EDGE MACHINE LEARNING

- 2. Design benchmarks to satisfy challenging scientific requirements that overlap with a number of systems
 - Set of 3 benchmarks inspired by low-latency edge
 ML use cases in science
 - Cover a wide range of latency/data rate constraints

Javier Duarte * 1 Nhan Tran * 2 Ben Hawks 2 Christian Herwig 2 Jules Muhizi 3 Shvetank Prakash 3 Vijay Janapa Reddi 3



1. Define generic ML benchmarks for bespoke domain problems that attract interest from a broad community of system and ML experts


FASTML SCIENCE BENCHMARKS: ACCELERATING REAL-TIME SCIENTIFIC EDGE MACHINE LEARNING

2. Design benchmarks to satisfy challenging scientific requirements that overlap with a number of systems


Javier Duarte * 1 Nhan Tran * 2 Ben Hawks 2 Christian Herwig 2 Jules Muhizi³ Shvetank Prakash³ Vijay Janapa Reddi³

- Set of 3 benchmarks inspired by low-latency edge ML use cases in science
- Cover a wide range of latency/data rate constraints
- Unique set of qualities

	Formalized	Scientific	Edge	Real-Time
	Benchmark	Workload(s)	Computing	Constraints
FastML Science Benchmarks (this work)	√	✓	√	\checkmark
SciMLBench (Thiyagalingam et al., 2021)	√	√	√	X
LHC New Physics Dataset (Govorkova et al., 2021)	X	√	√	√
MLPerf HPC (Farrell et al., 2021)	✓	✓	X	X
BenchCounil AIBench HPC (BenchCouncil, 2018)	✓	✓	X	X
MLCommons Science (MLCommons, 2020)	✓	√	X	X
ITU Modulation Classification (ITU, 2021)	X	X	\checkmark	✓




Type	Benchmark	Input	Pipeline	Real-time	Misc. Req.	Baseline Model
Турс		Precision	Rate	Latency	wiisc. Req.	Parameters
Supervised Learning	Jet Classification	16b	150 ns	$1 \mu \mathrm{s}$	-	4,389
Unsupervised Learning	Sensor Data Compression	9b	25 ns	100 ns	area, power (65 nm)	2,288
Reinforcement Learning	Beam Control	32b	5 ms	5 ms	-	34,695




Type	Benchmark	Input	Pipeline	Real-time	Misc. Req.	Baseline Model
Турс	Denemiark	Precision	Rate	Latency	wiisc. ixeq.	Parameters
Supervised Learning	Jet Classification	16b	150 ns	$1\mu\mathrm{s}$	_	4,389
Unsupervised Learning	Sensor Data Compression	9b	25 ns	100 ns	area, power (65 nm)	2,288
Reinforcement Learning	Beam Control	32b	5 ms	5 ms	_	34,695

 Particle jet classification for level-1 trigger: ~1 µs latency




Type	Benchmark	Input	Pipeline	Real-time	Misc. Req.	Baseline Model
Турс	Denemark	Precision	Rate	Latency	MISC. Req.	Parameters
Supervised Learning	Jet Classification	16b	150 ns	$1\mu\mathrm{s}$	_	4,389
Unsupervised Learning	Sensor Data Compression	9b	25 ns	100 ns	area, power (65 nm)	2,288
Reinforcement Learning	Beam Control	32b	5 ms	5 ms	_	34,695

- Particle jet classification for level-1 trigger: ~1 µs latency
- Sensor data compression: ~100 ns latency and additional area/power requirements




Type	Benchmark	Input	Pipeline	Real-time	Misc. Req.	Baseline Model
Турс	Denemark	Precision	Rate	Latency		Parameters
Supervised Learning	Jet Classification	16b	150 ns	$1\mu\mathrm{s}$	_	4,389
Unsupervised Learning	Sensor Data Compression	9b	25 ns	100 ns	area, power (65 nm)	2,288
Reinforcement Learning	Beam Control	32b	5 ms	5 ms	_	34,695

- Particle jet classification for level-1 trigger: ~1 μs latency
- Sensor data compression: ~100 ns latency and additional area/power requirements
- Reinforcement learning for steering accelerator beams: ~5 ms latency



Type	Benchmark	Input	Pipeline	Real-time	Misc. Req.	Baseline Model
Турс	Denemiark	Precision	Rate	Latency		Parameters
Supervised Learning	Jet Classification	16b	150 ns	$1\mu\mathrm{s}$	_	4,389
Unsupervised Learning	Sensor Data Compression	9b	25 ns	100 ns	area, power (65 nm)	2,288
Reinforcement Learning	Beam Control	32b	5 ms	5 ms	_	34,695

- Particle jet classification for level-1 trigger: ~1 μs latency
- Sensor data compression: ~100 ns latency and additional area/power requirements
- Reinforcement learning for steering accelerator beams: ~5 ms latency
- Future: Time sequence analysis for gravitational wave or neural data, and more?





OAC-2117997

NSF INSTITUTE: A3D3

▶ Tightly coupled organization of domain scientists, computer scientists, and engineers that unite three core components which are essential to achieve realtime AI to transform science: AI techniques, Computing Hardware, Scientific Applications

Collaborators welcome! Check the <u>a3d3.ai</u> for events

Science Scientific Computing **Pipelines Applications** Hardware Astrophys **A3D3 Domain ML-specific** systems inspired-ML **Artificial** Intelligence **Algorithms** Yigh Energy Physics



PRUNING

